# **OKI** Semiconductor

This version: Jan. 1998 Previous version: Dec. 1996

# MSM514262

262,144-Word × 4-Bit Multiport DRAM

#### DESCRIPTION

The MSM514262 is an 1-Mbit CMOS multiport DRAM composed of a 262,144-word by 4-bit dynamic RAM and a 512-word by 4-bit SAM. Its RAM and SAM operate independently and asynchronously.

The MSM514262 supports three types of operation: random access to RAM port, high speed serial access to SAM port and bidirectional transfer of data between any selected row in the RAM port and the SAM port. In addition to the conventional multiport DRAM operating modes, the MSM514262 features the block write and flash write functions on the RAM port and a split data transfer capability on the SAM port. The SAM port requires no refresh operation because it uses static CMOS flip-flops.

#### **FEATURES**

- Single power supply: 5 V ±10%
- Full TTL compatibility
- Multiport organization

RAM: 256K word  $\times$  4 bits SAM: 512 word  $\times$  4 bits


- Fast page mode
- Write per bit
- Masked flash write
- Masked block write
- RAS only refresh
- CAS before RAS refresh
- Hidden refresh
- Serial read/write
- 512 tap location
- Bidirectional data transfer
- Split transfer
- Masked write transfer
- Refresh: 512 cycles/8 ms
- Package options:

28-pin 400 mil plastic ZIP (ZIP28-P-400-1.27) (Product : MSM514262-xxZS) 28-pin 400 mil plastic SOJ (SOJ28-P-400-1.27) (Product : MSM514262-xxJS) xx indicates speed rank.

## PRODUCT FAMILY


Fomily	Acces	s Time	Cycle Time		Cycle Time		Power Di	ssipation
Family	RAM	SAM	RAM	SAM	Operating	Standby		
MSM514262-70	70 ns	25 ns	140 ns	30 ns	120 mA	8 mA		
MSM514262-80	80 ns	25 ns	150 ns	30 ns	110 mA	8 mA		
MSM514262-10	100 ns	25 ns	180 ns	30 ns	100 mA	8 mA		

# **PIN CONFIGURATION (TOP VIEW)**



28-Pin Plastic ZIP

Pin Name	Function
A0 - A8	Address Input
RAS	Row Address Strobe
CAS	Column Address Strobe
DT/OE	Transfer/Output Enable
WB/WE	Mask/Write Enable
DSF	Special Function Input
W1/I01 - W4/I04	RAM Inputs/Outputs
SC	Serial Clock
SE	SAM Port Enable
SI01 - SI04	SAM Inputs/Ourputs
QSF	Special Function Output
V <sub>CC</sub>	Power Supply (5 V)
V <sub>SS</sub>	Ground (0 V)
NC	No Connection



# **ELECTRICAL CHARACTERISTICS**

# **Absolute Maximum Ratings**

(Note: 16)

Parameter	Symbol	Condition	Rating	Unit
Input Output Voltage	V <sub>T</sub>	Ta = 25°C	-1.0 to 7.0	V
Output Current	I <sub>0S</sub>	Ta = 25°C	50	mA
Power Dissipation	PD	Ta = 25°C	1	W
Operating Temperature	T <sub>opr</sub>	_	0 to 70	°C
Storage Temperature	T <sub>stg</sub>	_	-55 to 150	°C

# **Recommended Operating Condition**

 $(Ta = 0^{\circ}C \text{ to } 70^{\circ}C) \text{ (Note: 17)}$ 

Parameter	Symbol	Min.	Тур.	Max.	Unit
Power Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Input High Voltage	V <sub>IH</sub>	2.4	_	6.5	V
Input Low Voltage	V <sub>IL</sub>	-1.0	_	0.8	V

# Capacitance

 $(V_{CC} = 5 V \pm 10\%, f = 1 MHz, Ta = 25°C)$ 

Parameter	Symbol	Min.	Max.	Unit
Input Capacitance	Cı	_	7	pF
Input/Output Capacitance	C <sub>I/O</sub>	_	9	pF
Output Capacitance	C <sub>0</sub> (QSF)	_	9	pF

Note: This parameter is periodically sampled and is not 100% tested.

# **DC Characteristics 1**

Parameter	Symbol	Condition	Min.	Max.	Unit
Output "H" Level Voltage	V <sub>OH</sub>	I <sub>OH</sub> = −2 mA	2.4	_	V
Output "L" Level Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 2 mA	_	0.4	V
		$0 \le V_{IN} \le V_{CC}$			
Input Leakage Current	I <sub>LI</sub>	All other pins not	-10	10	
		under test = 0 V			μΑ
Output Lookaga Current	$0 \le V_{OUT} \le 5.5$		10	10	
Output Leakage Current	ILO	Output Disable	-10	-10 10	

# **DC Characteristics 2**

 $(V_{CC} = 5 V \pm 10\%, Ta = 0^{\circ}C \text{ to } 70^{\circ}C)$ 

		( • 00 •		-,		,	
Home (DAM)	CANA	Comple al	-70	-80	-10	11	Nista
Item (RAM)	SAM	Symbol	Max.	Max.	Max.	Unit	Note
Operating Current	Standby	I <sub>CC1</sub>	85	75	65		1, 2
$(\overline{RAS}, \overline{CAS} \text{ Cycling}, t_{RC} = t_{RC} \text{ min.})$	Active	I <sub>CC1A</sub>	120	110	100		1, 2
Standby Current	Standby	I <sub>CC2</sub>	8	8	8		3
$(\overline{RAS}, \overline{CAS} = V_{IH})$	Active	I <sub>CC2A</sub>	50	45	40		1, 2
RAS Only Refresh Current	Standby	I <sub>CC3</sub>	85	75	65		1, 2
$(\overline{RAS} \text{ Cycling}, \overline{CAS} = V_{IH}, t_{RC} = t_{RC} \text{ min.})$	Active	I <sub>CC3A</sub>	120	110	100		1, 2
Page Mode Current	Standby	I <sub>CC4</sub>	70	65	60		1, 2
$(\overline{RAS} = V_{IL}, \overline{CAS} \text{ Cycling, } t_{PC} = t_{PC} \text{ min.})$	Active	I <sub>CC4A</sub>	120	110	100	mA	1, 2
CAS before RAS Refresh Current	Standby	I <sub>CC5</sub>	85	75	65	IIIA	1, 2
$(\overline{RAS} \text{ Cycling}, \overline{CAS} \text{ before } \overline{RAS}, t_{RC} = t_{RC} \text{ min.})$	Active	I <sub>CC5A</sub>	120	110	100		1, 2
Data Transfer Current	Standby	I <sub>CC6</sub>	85	75	65		1, 2
$(\overline{RAS}, \overline{CAS} \text{ Cycling}, t_{RC} = t_{RC} \text{ min.})$	Active	I <sub>CC6A</sub>	120	110	100		1, 2
Flash Write Current	Standby	I <sub>CC7</sub>	85	75	65		1, 2
$(\overline{RAS}, \overline{CAS} \text{ Cycling}, t_{RC} = t_{RC} \text{ min.})$	Active	I <sub>CC7A</sub>	120	110	100		1, 2
Block Write Current	Standby	I <sub>CC8</sub>	85	75	65		1, 2
$(\overline{RAS}, \overline{CAS} \text{ Cycling}, t_{RC} = t_{RC} \text{ min.})$	Active	I <sub>CC8A</sub>	120	110	100		1, 2

# AC Characteristics (1/3)

 $(V_{CC} = 5 V \pm 10\%, Ta = 0^{\circ}C \text{ to } 70^{\circ}C) \text{ Note } 4, 5, 6$ 

_		-	70		-80		70 G) 1 <b>0</b>		
Parameter	Symbol	Min.	Max.		Max.			Unit	Note
Random Read or Write Cycle Time	t <sub>RC</sub>	140	_	150	_	180	_	ns	
Read Modify Write Cycle Time	t <sub>RWC</sub>	195	_	195	_	235	_	ns	
Fast Page Mode Cycle Time	t <sub>PC</sub>	45	_	50	_	55	_	ns	
Fast Page Mode Read Modify Write Cycle Time	t <sub>PRWC</sub>	90	_	90	_	100	_	ns	
Access Time from RAS	t <sub>RAC</sub>	_	70	_	80	_	100	ns	7, 13
Access Time from Column Address	t <sub>AA</sub>	_	35	_	40	_	55	ns	7, 13
Access Time from CAS	t <sub>CAC</sub>	_	20	_	25	_	25	ns	7, 14
Access Time from CAS Precharge	t <sub>CPA</sub>	_	40	_	45	_	50	ns	7, 14
Output Buffer Turn-off Delay	t <sub>OFF</sub>	0	20	0	20	0	20	ns	9
Transition Time (Rise and Fall)	t <sub>T</sub>	3	35	3	35	3	35	ns	6
RAS Precharge Time	t <sub>RP</sub>	60	_	60	_	70	_	ns	
RAS Pulse Width	t <sub>RAS</sub>	70	10k	80	10k	100	10k	ns	
RAS Pulse Width (Fast Page Mode Only)	t <sub>RASP</sub>	70	100k	80	100k	100	100k	ns	
RAS Hold Time	t <sub>RSH</sub>	20	_	25	_	25	_	ns	
CAS Hold Time	t <sub>CSH</sub>	70	_	80	_	100	_	ns	
CAS Pulse Width	t <sub>CAS</sub>	20	10k	25	10k	25	10k	ns	
RAS to CAS Delay Time	t <sub>RCD</sub>	20	50	20	55	20	75	ns	13
RAS to Column Address Delay Time	t <sub>RAD</sub>	15	35	15	40	20	50	ns	13
Column Address to RAS Lead Time	t <sub>RAL</sub>	35	_	40	_	55	_	ns	
CAS to RAS Precharge Time	t <sub>CRP</sub>	10	_	10	_	10	_	ns	
CAS Precharge Time	t <sub>CPN</sub>	10	_	10	_	10	_	ns	
CAS Precharge Time (Fast Page Mode)	t <sub>CP</sub>	10	_	10	_	10	_	ns	
Row Address Set-up Time	t <sub>ASR</sub>	0	_	0	_	0	_	ns	
Row Address Hold Time	t <sub>RAH</sub>	10	_	10	_	10	_	ns	
Column Address Set-up Time	t <sub>ASC</sub>	0	_	0	_	0	_	ns	
Column Address Hold Time	t <sub>CAH</sub>	15	_	15	_	15	_	ns	
Column Address Hold Time referenced to $\overline{\text{RAS}}$	t <sub>AR</sub>	55	_	55	_	70	_	ns	
Read Command Set-up Time	t <sub>RCS</sub>	0	_	0	_	0	_	ns	
Read Command Hold Time	t <sub>RCH</sub>	0	_	0	_	0	_	ns	10
Read Command Hold Time referenced to RAS	t <sub>RRH</sub>	0	_	0	_	0	_	ns	10
Write Command Hold Time	t <sub>WCH</sub>	15	_	15	_	15	_	ns	
Write Command Hold Time referenced to $\overline{\text{RAS}}$	twcr	55	_	55	_	70	_	ns	
Write Command Pulse Width	t <sub>WP</sub>	15	_	15	_	15	_	ns	
Write Command to RAS Lead Time	t <sub>RWL</sub>	20	_	20	_	25		ns	
Write Command to CAS Lead Time	t <sub>CWL</sub>	20	_	20	_	25		ns	

# AC Characteristics (2/3)

 $(V_{CC} = 5 \text{ V} \pm 10\%, \text{ Ta} = 0^{\circ}\text{C to } 70^{\circ}\text{C}) \text{ Note } 4, 5, 6$ 

$(V_{CC} = 5 \text{ V} \pm 10\%, \text{ Ta} = 0^{\circ}\text{C to } 70^{\circ}\text{C})$						Note 4	1, 5, 6		
Parameter	Symbol	-7	70	-8	30	-1	10	l lni+	Note
r ai ailletei	Syllibol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	14016
Data Set-up Time	t <sub>DS</sub>	0	_	0	_	0	_	ns	11
Data Hold Time	t <sub>DH</sub>	15	_	15	_	15		ns	11
Data Hold Time referenced to RAS	t <sub>DHR</sub>	55	_	55	_	70	_	ns	
Write Command Set-up Time	twcs	0	_	0	_	0	_	ns	12
RAS to WE Delay Time	t <sub>RWD</sub>	100	_	100	_	130	_	ns	12
Column Address to WE Delay Time	t <sub>AWD</sub>	65	_	65	_	80	_	ns	12
CAS to WE Delay Time	t <sub>CWD</sub>	45	_	45	_	55		ns	12
Data to CAS Delay Time	t <sub>DZC</sub>	0	_	0	_	0	_	ns	
Data to $\overline{\text{OE}}$ Delay Time	t <sub>DZO</sub>	0	_	0	_	0	_	ns	
Access Time from OE	t <sub>OEA</sub>	—	20	_	20	_	25	ns	7
Output Buffer Turn-off Delay from OE	t <sub>OEZ</sub>	0	10	0	10	0	20	ns	9
OE to Data Delay Time	toed	10	_	10	_	20	_	ns	
OE Command Hold Time	t <sub>OEH</sub>	10	_	10	_	20	_	ns	
RAS Hold Time referenced to $\overline{\text{OE}}$	t <sub>ROH</sub>	15	_	15	_	15	_	ns	
CAS Set-up Time for CAS before RAS Cycle	t <sub>CSR</sub>	10	_	10	_	10	_	ns	
CAS Hold Time for CAS before RAS Cycle	t <sub>CHR</sub>	10	_	10	_	10	_	ns	
RAS Precharge to CAS Active Time	t <sub>RPC</sub>	0	_	0	_	0	_	ns	
Refresh Period	t <sub>REF</sub>	_	8	_	8	_	8	ms	
WB Set-up Time	t <sub>WSR</sub>	0	_	0	_	0	_	ns	
WB Hold Time	t <sub>RWH</sub>	15	_	15	_	15	_	ns	
DSF Set-up Time referenced to RAS	t <sub>FSR</sub>	0	_	0	_	0	_	ns	
DSF Hold Time referenced to RAS (1)	t <sub>RFH</sub>	15	_	15	_	15	_	ns	
DSF Hold Time referenced to RAS (2)	t <sub>FHR</sub>	55	_	55	_	70	_	ns	
DSF Set-up Time referenced to CAS	t <sub>FSC</sub>	0	_	0	_	0	_	ns	
DSF Hold Time referenced to CAS	t <sub>CFH</sub>	15	_	15	_	15	_	ns	
Write Per Bit Mask Data Set-up Time	t <sub>MS</sub>	0	_	0	_	0		ns	
Write Per Bit Mask Data Hold Time	t <sub>MH</sub>	15	_	15	_	15		ns	
DT High Set-up Time	t <sub>THS</sub>	0	_	0	_	0	_	ns	
DT High Hold Time	t <sub>THH</sub>	15	_	15	_	15	_	ns	
DT Low Set-up Time	t <sub>TLS</sub>	0	_	0	_	0		ns	
DT Low Hold Time	t <sub>TLH</sub>	15	10k	15	10k	15	10k	ns	
DT Low Hold Time referenced to RAS	1211								
(Real Time Read Transfer)	t <sub>RTH</sub>	60	10k	65	10k	80	10k	ns	
DT Low Hold Time referenced to Column Address		<u> </u>		_					
(Real Time Read Transfer)	t <sub>ATH</sub>	25	—	30	—	30	_	ns	
DT Low Hold Time referenced to CAS									
(Real Time Read Transfer)	t <sub>CTH</sub>	20	_	25	-	25	_	ns	
SE Set-up Time referenced to RAS	t <sub>ESR</sub>	0	_	0	_	0	_	ns	
SE Hold Time referenced to RAS	t <sub>REH</sub>	15	_	15	_	15	_	ns	
	, item				1		1		

# AC Characteristics (3/3)

 $(V_{CC} = 5 \text{ V } \pm 10\%, \text{ Ta} = 0^{\circ}\text{C to } 70^{\circ}\text{C}) \text{ Note } 4, 5, 6$ 


		1	,		, τα – · 30		70 0) 1 <b>0</b>	14010	, 0, 0
Parameter	Symbol				Max.			Unit	Note
DT to RAS Precharge Time	t <sub>TRP</sub>	60	IVIAX.	60	IVIAX.	70	IVIAX.	ns	
DT Precharge Time	t <sub>TP</sub>	20	_	20	_	30	_	ns	
RAS to First SC Delay Time (Read Transfer)	t <sub>RSD</sub>	70	_	80	_	100	_	ns	
Column Address to First SC Delay Time (Read Transfer)	t <sub>ASD</sub>	45	_	45	_	50	_	ns	
CAS to First SC Delay Time (Read Transfer)	t <sub>CSD</sub>	20	_	25	_	25	_	ns	
Last SC to DT Lead Time (Real Time Read Transfer)	t <sub>TSL</sub>	5	_	5	_	5	_	ns	
DT to First SC Delay Time (Read Transfer)	t <sub>TSD</sub>	15	_	15	_	15	_	ns	
Last SC to RAS Set-up Time (Serial Input)	t <sub>SRS</sub>	25	_	25	_	30	_	ns	
RAS to First SC Delay Time (Serial Input)	t <sub>SRD</sub>	20	_	20	_	25	_	ns	
RAS to Serial Input Delay Time	t <sub>SDD</sub>	40	_	40	_	50	_	ns	
Serial Output Buffer Turn-off Delay from RAS			40		40				
(Pseudo Write Transfer)	t <sub>SDZ</sub>	10	40	10	40	10	50	ns	9
SC Cycle Time	tscc	30	_	30	_	30	_	ns	
SC Pulse Width (SC High Time)	t <sub>SC</sub>	10	_	10	_	10	_	ns	
SC Precharge Time (SC Low Time)	t <sub>SCP</sub>	10	_	10	_	10	_	ns	
Access Time from SC	t <sub>SCA</sub>	_	25	_	25	_	25	ns	8
Serial Output Hold Time from SC	t <sub>SOH</sub>	5	_	5	_	5	_	ns	
Serial Input Set-up Time	t <sub>SDS</sub>	0	_	0	_	0	_	ns	
Serial Input Hold Time	t <sub>SDH</sub>	15	_	15	_	15	_	ns	
Access Time from SE	t <sub>SEA</sub>	_	25	_	25	_	25	ns	8
SE Pulse Width	t <sub>SE</sub>	25	_	25	_	25	_	ns	
SE Precharge Time	t <sub>SEP</sub>	25	_	25	_	25	_	ns	
Serial Output Buffer Turn-off Delay from SE	t <sub>SEZ</sub>	0	20	0	20	0	20	ns	9
Serial Input to SE Delay Time	t <sub>SZE</sub>	0	_	0	_	0	_	ns	
Serial Input to First SC Delay Time	t <sub>SZS</sub>	0	_	0	_	0	_	ns	
Serial Write Enable Set-up Time	t <sub>SWS</sub>	5		5		5	_	ns	
Serial Write Enable Hold Time	t <sub>SWH</sub>	15	_	15	_	15	_	ns	
Serial Write Disable Set-up Time	tswis	5	_	5	_	5	_	ns	
Serial Write Disable Hold Time	t <sub>SWIH</sub>	15		15		15		ns	
Split Transfer Set-up Time	t <sub>STS</sub>	25	_	30		30	_	ns	
Split Transfer Hold Time	t <sub>STH</sub>	25		30		30		ns	
SC-QSF Delay Time	t <sub>SQD</sub>	_	25	_	25	_	25	ns	
DT-QSF Delay Time	t <sub>TQD</sub>	_	25	_	25	_	25	ns	
CAS-QSF Delay Time	t <sub>CQD</sub>	_	35	_	35	_	35	ns	
RAS-QSF Delay Time	t <sub>RQD</sub>	_	75	_	75	_	85	ns	

Notes:


- 1. These parameters depend on output loading. Specified values are obtained with the output open.
- 2. These parameters are masured at minimum cycle test.
- 3. I<sub>CC2</sub> (Max.) are mesured under the condition of TTL input level.
- 4.  $V_{IH}$  (Min.) and  $V_{IL}$  (Max.) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- 5. An initial pause of 200  $\mu$ s is required after power-up followed by any  $8 \, \overline{RAS}$  cycles  $(\overline{DT}/\overline{OE}$  "high") and any  $8 \, SC$  cycles before proper divice operation is achieved. In the case of using an internal refresh counter, a minimum of  $8 \, \overline{CAS}$  before  $\overline{RAS}$  initialization cycles in stead of  $8 \, \overline{RAS}$  cycles are required.
- 6. AC measurements assume  $t_T = 5$  ns.
- 7. RAM port outputs are mesured with a load equivalent to 1 TTL load and 100 pF. Output reference levels are  $V_{OH}/V_{OL} = 2.4 \text{ V}/0.8 \text{ V}$ .
- 8. SAM port outputs are measured with a load equivalent to 1 TTL load and 30 pF. Output reference levels are  $V_{OH}/V_{OL} = 2.0 \text{ V}/0.8 \text{ V}$ .
- 9.  $t_{OFF}$  (Max.),  $t_{OEZ}$  (Max.),  $t_{SDZ}$  (Max.) and  $t_{SEZ}$  (Max.) difine the time at which the outputs achieve the open circuit condition and are not reference to output voltage levels.
- 10. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
- 11. These parameters are referenced to  $\overline{CAS}$  leading edge of early write cycles and to  $\overline{WB}/\overline{WE}$  leading edge in  $\overline{OE}$  controlled write cycles and read modify write cycles.
- 12.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \ge t_{WCS}$  (Min.), the cycle is an early write cycle, and the data out pin will remain open circuit (high impedance) throughout the entire cycle: If  $t_{RWD} \ge t_{RWD}$  (Min.),  $t_{CWD} \ge t_{CWD}$  (Min.) and  $t_{AWD} \ge t_{AWD}$  (Min.) the cycle is a read-write cycle and the data out will contain data read from the selected cell: If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indterminate.
- 13. Operation within the  $t_{RCD}$  (Max.) limit ensures that  $t_{RAC}$  (Max.) can be met.  $t_{RCD}$  (Max.) is specified as a reference point only: If  $t_{RCD}$  is greater than the specified  $t_{RCD}$  (Max.) limit, then access time is controlled by  $t_{CAC}$ .
- 14. Operation within the  $t_{RAD}$  (Max.) limit ensures that  $t_{RAC}$  (Max.) can be met.  $t_{RAD}$  (Max.) is specified as a reference point only: If  $t_{RAD}$  is greater than the specified  $t_{RAD}$  (Max.) limit, then access time is controlled by  $t_{AA}$ .
- 15. Input levels at the AC parameter measurement are 3.0 V/0 V.
- 16. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permenent damege to the device.
- 17. All voltages are referenced to V<sub>SS</sub>.

# **TIMING WAVEFORM**

# **Read Cycle**



# Write Cycle (Early Write)




"H" or "L"

*1 WB/WE	W1/I01 - W4/I04	Cycle
0	WM1 data	Write per Bit
1	Don't Care	Normal Write

WM1 data:

0: Write Disable

# Write Cycle (OE Controlled Write)




////////////// "H" or "L"

*1 WB/WE	W1/I01 - W4/I04	Cycle
0	WM1 data	Write per Bit
1	Don't Care	Normal Write

WM1 data:

0: Write Disable

# **Read Modify Write Cycle**




"H" or "L"

*1 WB/WE	W1/I01 - W4/I04	Cycle
0	WM1 data	Write per Bit
1	Don't Care	Normal Write


WM1 data:

0: Write Disable

# **Fast Page Mode Read Cycle**



# Fast Page Mode Write Cycle (Early Write)




"H" or "L"

*1 WB/WE	W1/I01 - W4/I04	Cycle
0	WM1 data	Write per Bit
1	Don't Care	Normal Write

WM1 data:

0: Write Disable1: Write Enable

# Fast Page Mode Read Modify Write Cycle




*1 WB/WE	W1/I01 - W4/I04	Cycle
0	WM1 data	Write per Bit
1	Don't Care	Normal Write

WM1 data:


0: Write Disable

# **RAS** Only Refresh Cycle




"H" or "L"

# **CAS** before **RAS** Refresh Cycle




**Note:** A0 - A8 = Don't care ("H" or "L") "H" or "L"


# **Hidden Refresh Cycle**




# **Load Color Register Cycle**



# **Read Color Register Cycle**




# Flash Write Cycle



WM1 Data	Cycle
0	Flash Write Disable
1	Flash Write Enable

# **Block Write Cycle**



*1 WB/WE	*2 W1/I01 - W4/I04	Cycle
0	WM1 data	Masked Block Write
1	Don't Care	Block Write (Non Mask)

WM1 data:


0: Write Disable

1: Write Enable

# \*3) COLUMN SELECT

W1/IO1 - Column 0 (A1C = 0, A0C = 0) W2/IO2 - Column 1 (A1C = 0, A0C = 1) W3/IO3 - Column 2 (A1C = 1, A0C = 0) W4/IO4 - Column 3 (A1C = 1, A0C = 1)

# **Fast Page Mode Block Write Cycle**



*1 WB/WE	*2 W1/I01 - W4/I04	Cycle
0	WM1 data	Masked Block Write
1	Don't Care	Block Write (Non Mask)

WM1 data:


0: Write Disable

1: Write Enable


# \*3) COLUMN SELECT

W1/IO1 - Column 0 (A1C = 0, A0C = 0) W2/IO2 - Column 1 (A1C = 0, A0C = 1) W3/IO3 - Column 2 (A1C = 1, A0C = 0) W4/IO4 - Column 3 (A1C = 1, A0C = 1)	Wn/On = 0 : Disable = 1 : Enable
--	--


# Read Transfer Cycle (Previous Transfer is Write Transfer Cycle)




# **Real Time Read Transfer Cycle**




# **Split Read Transfer Cycle**




# **Pseudo Write Transfer Cycle**




# **Write Transfer Cycle**




# **Split Write Transfer Cycle**




# Serial Read Cycle ( $\overline{SE} = V_{IL}$ )



# Serial Read Cycle (SE Controlled Outputs)




# Serial Write Cycle ( $\overline{SE} = V_{IL}$ )



Note:  $\overline{SE} = V_{IL}$  "H" or "L"

# Serial Write Cycle (SE Controlled Inputs)



"H" or "L"

#### **PIN FUNCTION**

### Address Input: A0 - A8

The 18 address bits decode an 8-bit location out of the 262,144 locations in the MSM514262 memory array. The address bits are multiplexed to 9 address input pins (A0 - A8) as standard DRAM. 9 row address bits are latched at the falling edge of  $\overline{RAS}$ . The following 9 column address bits are latched at the falling edge of  $\overline{CAS}$ .

## **Row Address Strobe: RAS**

 $\overline{RAS}$  is a basic RAM control signal. The RAM port is in standby mode when the  $\overline{RAS}$  level is "high". As the standard DRAM's  $\overline{RAS}$  signal function,  $\overline{RAS}$  is control input that latches the row address bits and a random access cycle begins at the falling edge of  $\overline{RAS}$ .

In addition to the conventional  $\overline{RAS}$  signal function, the level of the input signals,  $\overline{CAS}$ ,  $\overline{DT}/\overline{OE}$ ,  $\overline{WB}/\overline{WE}$ , DSF and  $\overline{SE}$  at the falling edge of  $\overline{RAS}$ , determines the MSM514262 operation modes.

#### Column Address Strobe : CAS

As the standard DRAM's  $\overline{CAS}$  signal function,  $\overline{CAS}$  is the control input signal that latches the column address input and the state of the special function input DSF to select, in conjunction with the  $\overline{RAS}$  control, either read/write operations or the special block write feature on the RAM port when the DSF is held "low" at the falling edge of  $\overline{RAS}$ .  $\overline{CAS}$  also acts as a RAM port output enable signal.

# Data Transfer/Output Enable : DT/OE

 $\overline{DT}/\overline{OE}$  is also a control input signal having multiple functions. As the standard DRAM's  $\overline{OE}$  signal function,  $\overline{DT}/\overline{OE}$  is used as an output enable control when  $\overline{DT}/\overline{OE}$  is "high" at the falling edge of  $\overline{RAS}$ .

In addition to the conventional  $\overline{OE}$  signal function, a data transfer operation is started between the RAM port and the SAM port when  $\overline{DT}/\overline{OE}$  is "low" at the falling edge of  $\overline{RAS}$ .

# Write-per-Bit/Write Enable : WB/WE

 $\overline{\text{WB}}/\overline{\text{WE}}$  is a control input signal having multiple functions. As the standard DRAM's WE signal function, it is used to write data into the memory on the RAM port when  $\overline{\text{WB}}/\overline{\text{WE}}$  is "high" at the falling edge of  $\overline{\text{RAS}}$ .

In addition to the conventional  $\overline{WE}$  signal function, the  $\overline{WB}/\overline{WE}$  determines the write-per-bit function when  $\overline{WB}/\overline{WE}$  is "low" at the falling edge of  $\overline{RAS}$ , during RAM port operations. The  $\overline{WB}/\overline{WE}$  also determines the direction of data transfer between the RAM and SAM. When  $\overline{WB}/\overline{WE}$  is "high" at the falling edge of  $\overline{RAS}$ , the data is transferred from RAM to SAM (read transfer). When  $\overline{WB}/\overline{WE}$  is "low" at the falling edge of  $\overline{RAS}$ , the data is transferred SAM

to RAM (write transfer).

# Write Mask Data/Data Input and Output: W1/IO1 - W4/IO4

W1/IO1 - W4/IO4 have the functions of both Input/Output and a control input signal. As the standard DRAM's I/O pins, input data on the W1/IO1 - W4/IO4 are written into the RAM port during the write cycle. The input data is latched at the falling edge of either  $\overline{CAS}$  or  $\overline{WB}/\overline{WE}$ , whichever occurs later. The RAM data out buffers, which will output read data from the W1/IO1 - W4/IO4 pins, becomes low impedance state after the specified access times from  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{DT}/\overline{OE}$  and column address are satisfied and the output data will remain valid as long as  $\overline{CAS}$  and  $\overline{DT}/\overline{OE}$  are kept "low". The outputs will return to the high impedance state at the rising edge of either  $\overline{CAS}$  or  $\overline{DT}/\overline{OE}$ , whichever occurs earlier.

In addition to the conventional I/O function, the W1/IO1 - W4/IO4 have the function to set the mask data, which select mask input pins out of four input pins, W1/IO1 - W4/IO4, at the falling edge of  $\overline{RAS}$ . Data is written to the DRAM on data lines where the Write-mask data is a logic "1". The write-mask data is valid for only one cycle.

#### Serial Clock: SC

SC is a main serial cycle control input signal. All operations of SAM port are synchronized with the serial clock SC. Data is shifted in or out of the SAM registers at the rising edge of SC. In a serial read, the output data becomes valid on the SIO pins after the maximum specified serial access time  $t_{SCA}$  from the rising edge of SC.

The SC also increments the 9 bits serial pointer which is used to select the SAM address. The pointer address is incremented in a wrap-around mode to select sequential locations after the setting location which is determined by the column address in the read transfer cycle. When the pointer reaches the most significant address location (decimal 511), the next SC clock will place it at the least significant address location (decimal 0).

The SC must be held data constant  $V_{IH}$  or  $V_{IL}$  level during read/pseudo write/write-transfer operations and should not be clocked while the SAM port is in the standby mode to prevent the SAM pointer from being incremented.

#### Serial Enable: SE

The  $\overline{SE}$  is a serial access enable control and serial read/write control signal. In a serial read cycle,  $\overline{SE}$  is used as an output control. In a serial write cycle,  $\overline{SE}$  is used as write enable control. When  $\overline{SE}$  is "high", serial access is disable, however, the serial address pointer location is still incremented when SC is clocked even when  $\overline{SE}$  is "high".

#### Special Function Input: DSF

The DSF is latched at the falling edge of  $\overline{RAS}$  and  $\overline{CAS}$  and allows for the selection of several RAM port and transfer operating modes. In addition to the conventional multiport DRAM, the special function consisting of flash write, block write, load/read resister and read/write transfer can be invoked.

# **Special Function Output: QSF**

QSF is an output signal which, during split resister mode, indicates which half of the split SAM is being accessed. QSF "low" indicates that the lower split SAM (0 - 255) is being accessed. QSF "high" indicates that the upper SAM (256 - 511) is being accessed.

QSF is monitored so that after it toggles and after allowing for a delay of  $t_{STS}$ , split read/write transfer operation can be performed on the non-active SAM.

#### Serial Input/Output: SIO1 - SIO4

Serial input/output mode is determined by the most recent read, write or pseudo write transfer cycle. When a read transfer cycle is performed, the SAM port is in the output mode. When a write or pseudo write transfer cycle is performed, the SAM port is switched from output mode to input mode.

## **OPERATION MODES**

Table-1 shows the function truth table for a listing of all available RAM ports and transfer operation of MSM514262.

The RAM port and data transfer operations are determined by the state of  $\overline{CAS}$ ,  $\overline{DT}/\overline{OE}$ ,  $\overline{WB}/\overline{WE}$ ,  $\overline{SE}$  and DSF at the falling edge of  $\overline{RAS}$  and by the level of DSF at the falling edge of  $\overline{CAS}$ .

RAS↓ <u>CAS</u>↓ **ADDRESS** W/IO Write Register **Function** CAS DT/OE WB/WE DSF SE DSF RAS CAS↓ RAS↓ CAS↓ CAS/WE↓ Mask WM Color C.B.R Refresh 0 Load 1 0 0 0 0 Row TAP WM1 \* WM1 Masked Write Transfer Use 1 TAP Pseudo Write Transfer 0 1 Row Load 0 TAP WM1 1 0 1 Row Split Write Transfer WM1 Use 1 0 1 0 Row TAP \* Read Transfer \* TAP \* \* 1 0 1 1 Row Split Read Transfer Load WM1 1 0 Row Column WM1 Din Write per Bit Use Column Column Load 1 1 0 0 Row WM1 WM1 Use Masked Block Write 1 A2c-8c Select Use Load 1 1 0 1 Row WM1 WM1 Use Masked Flash Write Use 1 1 1 Row Column Din Read Write Column Column 1 1 1 0 1 Row Use **Block Write** A2c-8c Select 1 1 1 1 Row Color Load Load Color Register

**Table-1. Function Truth Table** 

If the DSF is 'high" at the falling edge of  $\overline{RAS}$ , special functions such as split transfer, flash write, and load/read color register can be invoked. If the DSF is "low" at the falling edge of  $\overline{RAS}$  and "high" at the falling edge of  $\overline{CAS}$ , the block write feature can be invoked.

If the DSF is "low" at the falling edge of  $\overline{RAS}$  and  $\overline{CAS}$ , only the conventional multiport DRAM operating feature can be invoked.

#### RAM PORT OPERATION

# **Fast Page Mode**

Fast page mode allows data to be transferred into or out of multiple column locations of the same row by performing multiple  $\overline{CAS}$  cycle during a signal active for a period up to 100 $\mu$  seconds. For the initial fast page mode access, the output data is valid after the specified access times from  $\overline{RAS}$ ,  $\overline{CAS}$ , column address and  $\overline{DT}/\overline{OE}$ .

For all subsequent fast page mode read operations, the output data is valid after the specified access times from  $\overline{CAS}$ , column address and  $\overline{DT}/\overline{OE}$ . When the write-per bit function is enable, the mask data latched at the falling edge of  $\overline{RAS}$  is maintained throughout the fast page mode write or read or read modify write cycle.

## **RAS** Only Refresh

The data in the DRAM requires periodic refreshing to prevent data loss. Refreshing is accomplished by performing a memory cycle at each of the 512 rows in the DRAM array within the specified 8ms refresh period.

Although any normal memory cycle will perform the refresh operation, this function is most easily accomplished with "RAS-only" cycle.

#### CAS before RAS Refresh

The MSM514262 also offers an internal refresh function. When  $\overline{CAS}$  is held "low" for a specified period ( $t_{CSR}$ ) before  $\overline{RAS}$  goes "low", an internal refresh address counter and on-chip refresh control clock generators are enable refresh operation take place.

When the refresh operation is completed, the internal refresh address counter is automatically incremented in preparation for the next  $\overline{CAS}$  before  $\overline{RAS}$  cycle. For successive  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycle,  $\overline{CAS}$  can remain "low" while cycling  $\overline{RAS}$ .

## Hidden Refresh

A hidden refresh is a  $\overline{\text{CAS}}$  before RAS refresh performed by holding  $\overline{\text{CAS}}$  "low" from a previous read cycle. This allows for the output data from the previous memory cycle to remain valid while performing a refresh.

 $\frac{\text{The internal refresh address counter provides the address and the refresh is accomplished by cycling }{\overline{\text{RAS}}} \text{ after the specified } \frac{\overline{\text{RAS}}}{\overline{\text{RAS}}} \text{ precharge period.}$ 

#### Write-per-Bit Function

The write per bit selectively controls the internal write enable circuits of the RAM port. Write per bit is enabled when  $\overline{WB}/\overline{WE}$  held "low at the falling edge of  $\overline{RAS}$  in a random write operation. Also, at the falling edge of  $\overline{RAS}$ , the mask data on the Wi/IOi pins are latched into a write mask register. The write mask data must be presented at the Wi/IOi pins at every falling edge of  $\overline{RAS}$ . A "0" on any of the Wi/IOi pins will disable the corresponding write circuits and new data will not be written into the RAM. A "1" on any of Wi/IOi pins will enable the corresponding write circuits and new data will be written into the RAM.

#### Load / Read Color Register

The MSM514262 is provided with an on-chip 4 bits color register for use during the flash write or block write operation. Each bit of the color register corresponds to one of the DRAM I/O blocks.

The load color register cycle is initiated by holding  $\overline{CAS}$ ,  $\overline{WB}/\overline{WE}$ ,  $\overline{DT}/\overline{OE}$  and DSF "high" at the falling edge of  $\overline{RAS}$ . The data presented on the Wi/IOi lines is subsequently latched into the color register at the falling edge of either  $\overline{CAS}$  or  $\overline{WB}/\overline{WE}$  whichever occurs later.

The read color register cycle is activated by holding  $\overline{CAS}$ ,  $\overline{WB}/\overline{WE}$ ,  $\overline{DT}/\overline{OE}$  and DSF "high" at the falling edge of  $\overline{RAS}$  and by holding  $\overline{WB}/\overline{WE}$  "high" at the falling edge of  $\overline{CAS}$  and throughout the remainder of the cycle. The data in the color register becomes valid on the Wi/IOi lines after the specified access times from  $\overline{RAS}$  and  $\overline{DT}/\overline{OE}$  are satisfied.

During the load/read color register cycle, the memory cells on the row address latched at the falling edge of  $\overline{RAS}$  are refreshed.

#### Flash Write

Flash write allows for the data in the color register to be written into all the memory locations of a selected row.

Each bit of the color register corresponds to the DRAM I/O blocks and the flash write operation can be selectively controlled on an I/O basis in the same manner as the write per bit operation. A flash write cycle is performed by holding  $\overline{CAS}$  "high"  $\overline{WB}/\overline{WE}$  "low" and DSF "high" at the falling edge of  $\overline{RAS}$ . The mask data must also be provided on the Wi/IOi lines at the falling edge of  $\overline{RAS}$  in order to enable the flash write operation for selected I/O blocks.

#### **Block Write**

Block write allows for the data in the color register to be written into 4 consecutive column address locations starting from a selected row. The block write operation can be selectively controlled on an I/O basis and a column mask capability is also available.

Block write cycle is performed by holding  $\overline{CAS}$ ,  $\overline{DT}/\overline{OE}$  "high" and DSF "low" at the falling edge of  $\overline{RAS}$  and by holding DSF "high" at the falling edge of  $\overline{CAS}$ . The state of the  $\overline{WB}/\overline{WE}$  input at the falling edge of  $\overline{RAS}$  determines whether or not the I/O data mask is enabled ( $\overline{WB}/\overline{WE}$  must be "low" to enable the I/O data mask or "high" to disable mask). At the falling edge of  $\overline{RAS}$ , a valid row address and I/O mask data are also specified. At the falling edge of  $\overline{CAS}$ , the starting column address location and column address data mast be provided. During a block write cycle, the 2 least significant column address locations (A0C, A1C) are internally controlled and only the 7 most significant column addresses (A2C - A8C) are latched at the falling edge of  $\overline{CAS}$ .

#### SAM PORT OPERATION

### Single Register Mode


High speed serial read or write operation can be reformed through the SAM port independent of the RAM port operation, except during read/write transfer cycles. The preceding transfer operation determines the direction of data flow through the SAM port. If the preceding transfer is a read transfer, the SAM port is in the output mode. If the preceding transfer is write or pseudo write transfer, the SAM port is in the input mode. The pseudo write transfer only switches the SAM port from output mode into mode (Data is not transferred from SAM port to RAM port). Serial data can be read out of the SAM after a read transfer has been performed. The data is shifted out to the SAM starting at any of the 512 bits locations.

The TAP location corresponds to the column address selected at the falling edge of  $\overline{CAS}$  during the read or write transfer cycle. The SAM registers are configured as circular data register. The data is shifted out sequentially starting from the selected TAP location to the most significant bit (511) and then wraps around to the least significant bit (0).

#### **Split Register Mode**

In split register mode, data can be shifted into or out of one half of the SAM while a split read or split write transfer is being performed on the other half of the SAM.

Conventional (non split) read, write, or pseudo write transfer cycle must precede any split read or split write transfers. The split read and write transfers will not change the SAM port mode set by preceding conventional transfer operation. In the split register mode, serial data can be shifted in or out of the split SAM registers starting from any at the 256 TAP locations, excluding the last address of each split SAM, data is shifted in or out sequentially starting from the selected TAP location to the most significant bit (255 or 511) of the first split SAM and, then the SAM pointer moves to the TAP location selected for the second split SAM to shift data in or out sequentially starting from this TAP location to the most significant bit (511 or 255) and finally wraps around to the least significant bit.



#### DATA TRANSFER OPERATION

The MSM514262 features two types of bidirectional data transfer capability between RAM and SAM, as shown in Figure 1 below.

- 1) Conventional (non split) transfer: 512 words by 4 bits of data can be loaded from RAM to SAM (Read transfer) or from SAM to RAM (Write transfer).
- 2) Split transfer: 256 words by 4 bits of data can be loaded from the lower/upper half of the RAM to the lower/upper half of the SAM (Split read transfer) or from the lower/upper half of SAM to the lower/upper half of RAM (Split write transfer).

The conventional transfer and split transfer modes are controlled by the DSF input signal.




Figure 1.

The MSM514262 supports five types of transfer operation: Read transfer, Split read transfer, Write transfer, Pseudo write transfer and Split write transfer as shown in truth table. Data transfer are invoked by holding the  $\overline{DT}/\overline{OE}$  signal "low" at the falling edge of  $\overline{RAS}$ . The type of transfer operation is determined by the state of  $\overline{CAS}$ ,  $\overline{WB}/\overline{WE}$ ,  $\overline{SE}$  and DSF latched at the falling edge of  $\overline{RAS}$ . During conventional transfer operations, the SAM port is switched from input to output mode (Read transfer) or output to input mode (Write/Pseudo write transfer) Whereas it remains unchanged during split transfer operation (Split read transfer or Split write transfer).

#### **Read Transfer Operation**

Read transfer consists of loading a selected row of data from the RAM into the SAM register. A read transfer is invoked by holding  $\overline{CAS}$  "high",  $\overline{DT}/\overline{OE}$  "low",  $\overline{WB}/\overline{WE}$  "high" and DSF "low" at the falling edge of  $\overline{RAS}$ . The row address selected at the falling edge of  $\overline{RAS}$  determines the RAM row to be transferred into the SAM. The transfer cycle is completed at the rising edge of  $\overline{DT}/\overline{OE}$ . When the transfer is completed, the SAM port is set into the output mode. In a read/real time read transfer cycle, the transfer of a new row of data is completed at the rising edge of  $\overline{DT}/\overline{OE}$  and this data becomes valid on the SIO lines after the specified access time  $t_{SCA}$  from the rising edge of the subsequent SC cycles. The start address of the serial pointer of the SAM is determined by the column address selected at the falling edge of  $\overline{CAS}$ . In a read transfer cycle (which is preceded by a write transfer cycle), SC clock must be held at a constant  $V_{IL}$  or  $V_{IH}$ , after the SC high time has been satisfied. A rising edge of the SC clock must not occur until after the specified delay  $t_{TSD}$  from the rising edge of  $\overline{DT}/\overline{OE}$ .

In a real time read transfer cycle (which is preceded by another read transfer cycle), the previous row data appears on the SIO lines until the  $\overline{DT}/\overline{OE}$  signal goes "high" and the serial access time  $t_{SCA}$  from the following serial clock is satisfied. This feature allows for the first bit of the new row of data to appear on the serial output as soon as the last bit of the previous row has been strobed without any timing loss. To make this continuous data flow possible, the rising edge of  $\overline{DT}/\overline{OE}$  must be synchronized with  $\overline{RAS}$ ,  $\overline{CAS}$  and the subsequent rising edge of SC ( $t_{RTH}$ ,  $t_{CTH}$  and  $t_{TSL}/t_{TSD}$  must be satisfied).

#### **Write Transfer Operation**

Write transfer cycle consists of loading the content of the SAM register into a selected row of the RAM. If the SAM data to be transferred must first be loaded through the SAM, a pseudo write transfer operation must precede the write transfer cycles. A write transfer is invoked by holding  $\overline{CAS}$  "high",  $\overline{DT}/\overline{OE}$  "low",  $\overline{WB}/\overline{WE}$  "low",  $\overline{SE}$  "low" at the falling edge of  $\overline{RAS}$ . This write transfer is selectively controlled per RAM I/O block by setting the mask data on the Wi/IOi lines at the falling edge of  $\overline{RAS}$ . The row address selected at the falling edge of  $\overline{RAS}$  determines the RAM row address into which the data will be transferred. The column address selected at the falling edge of  $\overline{CAS}$  determines the start address of the serial pointer of the SAM. After the write transfer is completed, the SIO lines are set in the input mode so that serial data synchronized with the SC clock can be loaded. When consecutive write transfer operation are performed, new data must not be written into the serial register until the  $\overline{RAS}$  cycle of the preceding write transfer is completed. Consequently, the SC clock must be held at a constant  $V_{IL}$  or  $V_{IH}$  during the  $\overline{RAS}$  cycle. A rising edge of the SC clock is only allowed after the specified delay  $t_{SRD}$  from rising edge of the  $\overline{RAS}$ , at which time a new row of data can be written in the serial register.

Data transferred to SAM by read transfer cycle or split read transfer cycle can be written to other address of RAM by write transfer cycle, however, the address to write data must be the same as that of the read transfer cycle or the split read transfer cycle (row address AX8).

#### **Pseudo Write Transfer Operation**

Pseudo write transfer cycle must be performed before loading data into the serial register after a read transfer operation has been excuted. The only purpose of a pseudo write transfer is to change the SAM port mode from output mode to input mode (A data transfer from SAM to RAM does not occur). After the serial register is loaded with new data, a write transfer cycle must be performed to transfer the data from SAM to RAM. A pseudo write transfer is invoked by holding  $\overline{CAS}$  "high",  $\overline{DT}/\overline{OE}$  "low",  $\overline{WB}/\overline{WE}$  "low",  $\overline{SE}$  "high" and DSF "low" at the falling edge of  $\overline{RAS}$ . The timing conditions are the same as the one for the write transfer cycle except for the state of SE at the falling edge of  $\overline{RAS}$ .

#### Split Data Transfer and QSF

The MSM514262 features a bidirectional split data transfer capability between the RAM and SAM. During split data transfer operation, the serial register is split into two halves which can be controlled independently. Split read or write transfer operation can be performed to or from one half of the serial register while serial data can be shifted into or out of the other half of the register. The most significant column address location (A8C) is controlled internally to determine which half of the serial register will be reloaded from the RAM. QSF is an output in which indicates which half of the serial resister is in an active state. QSF changes state when the last SC clock is applied to active split SAM.

#### **Split Read Transfer Operation**

Split read transfer consists of loading 256 words by 4 bits of data from a selected row of the split RAM into the corresponding non-active split SAM register. Serial data can be shifted out from of the other half of the split SAM register simultaneously. During split read transfer operation, the RAM port input clocks do not have to be synchronized with the serial clock SC, thus eliminating timing restrictions as in the case of real time read transfers. A split read transfer can be performed after a delay of  $t_{\rm STS}$ , from the change of state of the QSF output, is satisfied. Conventional (non-split) read transfer operation must precede split read transfer cycles.

#### **Split Write Transfer Operation**

Split write transfer consists of loading 256 words by 4 bits of data from the non-active split SAM register into a selected row of the corresponding split RAM. Serial data can be shifted into the other half of the split SAM register simultaneously. During split write transfer operation, the RAM port input clocks do not have to be synchronized with the serial clock SC, thus allowing for real time transfer. A split write transfer can be performed after a delay of  $t_{\rm STS}$ , from the change of state of the QSF output, is satisfied.

A pseudo write transfer operation must precede split write transfer. The purpose of the pseudo write transfer operation is to switch the SAM port from output mode to input mode and to set the initial TAP location prior to split write transfer operations.

# **Transfer Operation Without CAS**

During all transfer cycles, the  $\overline{CAS}$  clock must be cycled, so that the column addresses are latched at the falling edge of  $\overline{CAS}$ , to set the SAM TAP location.

# **TAP Location in Split Transfer**

In a split transfer operation, column address A0C through A7C must be latched at the falling edge of  $\overline{CAS}$  in order to set the TAP location in one of the split SAM registers. During a split transfer, column address A8C is controlled internally and therefore it is ignored internally at the falling edge of  $\overline{CAS}$ . During a split transfer, it is not permissible to set the last address location (A0C - A7C = FF), in either the lower SAM or the Upper SAM, as the TAP location.


2) In the case of multiple split transfers preformed into the same split SAM register, the TAP location specified during the last split transfer, before QSF toggles, will prevail.

#### **POWER-UP**


Power must be applied to the  $\overline{RAS}$  and  $\overline{DT}/\overline{OE}$  input signals to pull them "high" before or at the same time as the  $V_{CC}$  supply is turned on. After power-up, a pause of 200  $\mu s$  minimum is required with  $\overline{RAS}$  and  $\overline{DT}/\overline{OE}$  held "high". After the pause, a minimum of 8  $\overline{RAS}$  and SC dummy cycles must be performed to stabilize the internal circuitry, before valid read, write or transfer operations can begin. During the initialization period, the  $\overline{DT}/\overline{OE}$  signal must be held "high". If the internal refresh counter is used, a minimum 8  $\overline{CAS}$  before  $\overline{RAS}$  cycles are required instead of 8  $\overline{RAS}$  cycles.

# **PACKAGE DIMENSIONS**

(Unit: mm)



(Unit: mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).